

***IN THE UNITED STATES PATENT AND TRADEMARK OFFICE***

Applicant: B. Mark Hirst  
Title: SNUBBER CIRCUIT  
Appl. No.: 10/780,927  
Filing Date: 02/17/2004  
Examiner: Patel, Rajnikant B.  
Art Unit: 2828

CERTIFICATE OF EXPRESS MAILING	
I hereby certify that this correspondence is being deposited with the United States Postal Service's "Express Mail Post Office To Addressee" service under 37 C.F.R. § 1.10 on the date indicated below and is addressed to: Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450.	
(Express Mail Label Number)	(Date of Deposit)
(Printed Name)	
(Signature)	

**CONCISE EXPLANATION OF RELEVANCE**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**DE10045093**

The invention relates to the minimization of power losses in the energy supply of a control circuit for a power transistor (T), whereby a circuit component (SNT), or another switching transformer means, is electrically connected in parallel with a capacitor (C1), the output therefrom is electrically connected to a feed voltage capacitor (C>S<) and said component transforms the input energy to the C>S< voltage level. The R>L< load (control circuit) is thus adequately supplied and only the absolutely necessary balancing current (I1) flows, due to the balancing resistance R>S< in a power transistor switch (T).

Respectfully submitted,

Date January 13, 2012

By /Todd A. Rathe/

RATHE PATENT & IP LAW  
Customer No. 22879  
Telephone: (262) 478-9353  
Facsimile: (262) 238-1469

Todd A. Rathe  
Attorney for Applicant  
Registration No. 38,276